METHOD OF FABRICATING QUANTUM FEATURES

BACKGROUND OF THE INVENTION

Field of the Invention

[0001] The present invention generally relates to a method for fabricating devices on semiconductor substrates. More specifically, the present invention relates to a method of fabricating quantum features on a semiconductor substrate.

Description of the Related Art

[0002] Microelectronic devices are generally fabricated on a semiconductor substrate as integrated circuits wherein various conductive layers are interconnected to one another to facilitate propagation of electronic signals within the device. An example of such a device is a storage element in silicon nano-crystal based nonvolatile memories.

[0003] In such memories, the charge is stored in an array of spaced apart small islands (or quantum dots) of silicon. The array of such quantum dots forms a floating gate that may be embedded in a gate dielectric of a gate structure of a field effect transistor. Generally, about 500-700 quantum dots are used to form one floating gate. A quantum dot is generally a silicon structure having topographic dimensions on order of 10's of nanometers.

[0004] Quantum features are also used as semiconductor lasers. Recently, such quantum dots, when released from the substrate, have also found a use in non-semiconductor applications, for example, as carriers of precursors, inhibitors, and the like in chemical reactions performed between liquid phase reactants.

[0005] In a floating gate field effect transistor fabrication process, a lithographically patterned mask is used during etch and deposition processes that form the gate structure of the transistor. As topographic dimensions of transistors continue decreasing in advanced integrated circuits, conventional lithographic techniques become unable to accurately define components of the gate structure and, specifically, the quantum dots of the floating gate of the gate structure of ever-smaller transistors.

[0006] Therefore, there is a need in the art for an improved method of fabricating silicon quantum dots and other forms of quantum features.

SUMMARY OF THE INVENTION

[0007] A method of fabricating quantum features from a layer of material selected from materials identified in the III-V periodic groups (e.g., silicon (Si), and the like) on a substrate is provided. The features may include lines, dots and the like. In one embodiment, a method of fabrication quantum features from a layer of material selected from materials identified in the III-V periodic groups includes the steps of etching an elongated structure in the material through a first hard mask, then etching the elongated structure through a second hard mask having mask pattern oriented orthogonal to an orientation of the elongated structures. In one embodiment, the method may be used to form a plurality of quantum dots on a semiconductor wafer having topographic dimensions of about 30 nm or less and disposed about 110 nm or greater apart from one another. In another embodiment, the process etches an elongated structure through a first-hand mask to form quantum lines.

BRIEF DESCRIPTION OF THE DRAWINGS

[0008] The teachings of the present invention can be readily understood by considering the following detailed description in conjunction with the accompanying drawings, in which:

[0009] FIGS. 1A-1B depict a flow diagram of a method of fabricating quantum features in accordance with one embodiment of the present invention;

[0010] FIGS. 2A-2U depict a series of schematic, cross-sectional and top plan views of a substrate having the quantum dots fabricated in accordance with the method of FIGS. 1A-1B; and

[0011] FIG. 3 depicts a schematic diagram of an exemplary plasma processing apparatus of the kind used in performing portions of the inventive method.

[0012] To facilitate understanding, identical reference numerals have been used, where possible, to designate identical elements that are common to the figures.

[0013] It is to be noted, however, that the appended drawings illustrate only exemplary embodiments of this invention and are therefore not to be considered limiting of its scope, for the invention may admit to other equally effective embodiments.

DETAILED DESCRIPTION

[0014] The present invention is a method of fabricating quantum features on a substrate (e.g., semiconductor substrate) using two patterned masks. Each patterned mask comprises at least one elongated structure formed through the mask (e.g., mask pattern, such as an aperture, a slot, a line, a wall, and the like) disposed substantially orthogonal to portions of the other patterned mask. The invention may be used to form deep sub-micron quantum dots (e.g., quantum dots having topographic dimensions of about 30 nm or less) from a layer of material selected from materials identified in the III-V periodic groups, such as silicon (Si), and the like.

FIG. 1 depicts a flow diagram of one embodiment of a method 100 for fabricating quantum features (e.g., either quantum dots or lines). FIGS. 2A-2U depict a series of schematic, cross-sectional and top plan views of a substrate having a film stack used for fabricating quantum dots in accordance with the method 100. The cross-sectional views in FIGS. 2A-2U relate to individual processing steps of the method 100. Cross-sectional views in FIGS. 2N-2R are taken along a line L-L in FIG. 2M. Sub-processes and lithographic routines (e.g., exposure and development of photoresist, wafer cleaning procedures, and the like) are well known in the art and, as such, are not shown in FIG. 1 and FIGS. 2A-2U. The images in FIGS. 2A-2U are not depicted to scale and are simplified for illustrative purposes. To best understand the invention, the reader should simultaneously refer to FIG. 1 and FIGS. 2A-2U.

[0016] The method 100 starts at step 101 and proceeds to step 102 when a film stack 210 is formed on a substrate 200 (FIG. 2A), such as a silicon (Si) wafer, and the like. The film stack 210 generally comprises a first cap layer 208, a first hard mask layer 206, a quantum dot layer 204, and a barrier layer 202.

The first cap layer 208 generally is a layer of an inorganic dielectric material. The first cap layer 208 is generally formed of material that is resistant to the etchant used to etch the first hard mask layer 206. Additionally, the material and thickness of the first cap layer 208 are selected such that the layer 208 can be utilized as an antireflective coating (ARC) for a photoresist etch mask when the mask is formed on such a layer. In one exemplary embodiment, the first cap layer 208 is formed of silicon dioxide (SiO₂) or silicon oxynitride (SiON), and the like.

[0018] The first hard mask layer 206 is generally formed of material that may be selectively etched using the first cap layer 208 as an etch mask. In one exemplary embodiment, the first hard mask layer 206 may be formed from α -carbon (i.e., amorphous carbon), and the like. In an alternate embodiment, the first cap layer 208 and first hard mask layer 206 may be component layers of Advanced Patterning FilmTM (APF) available from Applied Materials, Inc. of Santa Clara, California.

[0019] The quantum dot layer 204 may be formed from at least one material selected from materials identified in the III-V periodic groups (e.g., silicon (Si), indium phosphide InP, and the like), while the barrier layer 202 may generally be a dielectric layer formed of materials, such as silicon dioxide, silicon carbide (SiC), and the like. In other embodiments, the quantum dot layer 204 may be formed of silicon-germanium (Si-Ge). Furthermore, the substrate may be formed of a material other than silicon, such as gallium arsenide (GaAs).

[0020] The layers of the film stack 210 can be formed using any conventional thin film deposition technique, for example, atomic layer deposition (ALD), physical vapor deposition (PVD), chemical vapor deposition (CVD), plasma enhanced CVD (PECVD), and the like. Fabrication of the gate structure of a field effect transistor may be performed using the respective processing reactors of the CENTURA® and for ENDURA® systems, among other semiconductor wafer processing systems available from Applied Materials, Inc., of Santa Clara, California.

[0021] At step 104, a first patterned mask 211 is formed on the substrate 200 (FIGS. 2B and 2C. FIG. 2B depicts a cross-sectional view, and FIG. 2C depicts a top plan of the substrate 200, respectively. The first patterned mask 211 generally is a photoresist mask comprising at least one elongated structure 212 formed through the mask (three structures 212 are shown in FIGS. 2B, 2C), such as an aperture, a slot, a line, a wall, and the like. The elongated structures 212 are separated from one another using spaces (or gaps) 201 and are disposed substantially parallel to one another. Generally, the first patterned mask 211 comprises a plurality of such elongated structures having a common orientation.

[0022] The first photoresist mask 211 may be fabricated using a lithographic process when a pattern of the feature to be formed (e.g., elongated structure 212) is optically transferred into a layer of photoresist. The photoresist is then developed, unexposed portions of the photoresist are removed, and the remaining photoresist forms the patterned mask 211. During the lithographic process, the first cap layer 208 is utilized as an ARC layer that controls reflection of the light used to expose the photoresist. In one exemplary embodiment, the lithographic process forms the elongated structures 212 having smallest widths 203 of about 100 nm.

[0023] Processes of forming the first patterned mask 211 are described, for example, in commonly assigned U. S. Patent Application Serial No. 10/218,244, filed August 12, 2002, which is incorporated herein by reference.

[0024] At step 106, the first photoresist mask 211 is trimmed to reduce the width 203 of the elongated structure 212 to a pre-determined width 205 (FIG. 2 D). In one exemplary embodiment, the trimming process is an isotropic plasma process that uses a gas mixture comprising hydrogen bromide (HBr), oxygen (O₂), and a diluent gas, such argon (Ar), neon (Ne), and the like. After trimming, a height of the elongated structures 212 also decreases, as illustratively shown in FIG. 2D. However, in some applications, there is no need in reducing the width 203 and, as such, step 106 is considered optional.

[0025] Step 106 can be performed using an etch reactor, such as a Decoupled Plasma Source (DPS) II etch reactor, available from Applied Materials, Inc. The DPS II etch reactor (discussed in reference to FIG. 3 below) uses an inductive source (i.e., antenna) to produce a high-density plasma and may control a substrate temperature in a range from about 20 to 350 degrees Celsius. To determine the endpoint of an etch process, the DPS II etch reactor may use an endpoint detection system to monitor plasma emissions at a particular wavelength, control of process time, laser interferometery, and the like.

In one illustrative embodiment, the first photoresist mask 211 is trimmed using the DPS II etch reactor by providing hydrogen bromide (HBr) at a rate of 2 to 200 sccm, oxygen (O₂) at a rate of 5 to 100 sccm (corresponds to a HBr:O₂ flow ratio ranging from 1:10 to 10:1), argon (Ar) at a rate of 10 to 200 sccm, applying power to an inductively coupled antenna between 200 to 1000 W, applying a cathode bias power between 0 and 300 W, and maintaining a pedestal temperature between 0 and 80 degrees Celsius at a pressure in the process chamber between 2 and 30 mTorr. One

illustrative process provides HBr at a rate of 60 sccm, O₂ at a rate of 28 sccm (i.e., a HBr:O₂ flow ratio of about 2:1), Ar at a rate of 20 sccm, applies 500 W of power to the antenna, 20 W of a bias power, maintains a pedestal temperature of 50 degrees Celsius, and a pressure of 4 mTorr. Such a process provides etch selectivity for photoresist (mask 211) over silicon oxynitride (layer 208) of at least 10:1. Such a process may reduce the width of the elongated structures 212 from about 100 nm (width 203) to about 60 nm (width 205).

[0027] At step 108, the first cap layer 208 and first hard mask layer 206 are etched and the first photoresist mask 211 (i.e., elongated structures 212) is stripped (FIG. 2E). Step 108 comprises three periods that are performed in-situ. During a first period, the first cap layer 208 is etched using a plasma comprising a gas mixture of carbon tetrafluoride (CF₄) and argon (Ar). During a second period, the first hard mask layer 206 is etched using a plasma comprising a gas mixture of hydrogen bromide (HBr), oxygen (O₂), and argon (Ar). During a third period, the first photoresist mask 211 is stripped. In one embodiment, the second and third periods use the same process recipe.

In one illustrative embodiment, during the first period, the first cap layer 208 comprising silicon oxynitride (SiON) is etched using a DPS II etch reactor by providing tetrafluoride (CF₄) at a rate of 20 to 200 sccm, argon (Ar) at a rate of 20 to 200 sccm (i.e., a CF₄:Ar flow ratio ranging from 1:10 to 10:1), applying power to an inductively coupled antenna between 200 to 1500 W, applying a cathode bias power between 20 and 150 W, and maintaining a pedestal temperature between 0 and 80 degrees Celsius at a pressure in the process chamber between 2 and 20 mTorr. One illustrative process provides CF₄ at a rate of 120 sccm, Ar at a rate of 120 sccm (i.e., a CF₄:Ar flow ratio of about 1:1), applies 360 W of power to the antenna, 60 W of a bias power, and a pressure of 4 mTorr. The process provides etch selectivity for silicon oxynitride (layer 208) over photoresist (mask 211) of at least 3:1.

In this embodiment, during the second and third periods, the first hard mask layer 206 comprising α -carbon is etched, as well as the first photoresist mask 211 is stripped, by providing hydrogen bromide (HBr) at a rate of 20 to 200 sccm, oxygen (O₂) at a rate of 10 to 40 sccm (i.e., a HBr:O₂ flow ratio ranging from 1:2 to 20:1), and argon (Ar) at a rate of 20 to 200 sccm, applying power to an inductively coupled antenna between 200 to 1500 W, applying a cathode bias power between 50 and 200 W, and maintaining a pedestal temperature between 0 and 80 degrees Celsius at a pressure in 13036

the process chamber between 2 and 20 mTorr. One illustrative process provides HBr at a rate of 60 sccm, O_2 at a rate of 26 sccm, (i.e., a HBr: O_2 flow ratio of about 2.3:1), and Ar at a rate of 60 sccm, applies 600 W of power to the antenna, 60 W of a bias power, and a pressure of 4 mTorr. During the second period, the process provides etch selectivity for α -carbon (layer 206) over photoresist (mask 211) of at least 2:1. During the third period, the process provides etch selectivity for photoresist over silicon (layer 204) and silicon oxynitride (layer 208) of at least 100:1 and 40:1, respectively.

[0030] At step 110, the first hard mask layer 206 is laterally etched (FIG. 2F). Such lateral etch process is generally an isotropic plasma etch process. In one illustrative embodiment, to etch the α -carbon layer 206, step 110 may use a process similar to the process described above in reference to step 106. In an optional embodiment, such a process may use an increased O_2 flow rate to include an isotropic etch component. In one exemplary embodiment, step 110 reduces the width of the layer 206 from about 60 nm (width 205) to about 30 nm or less (width 207).

[0031] At step 112, the first cap layer 208 is removed (FIG. 2G). To remove the silicon oxynitride layer 208, step 112 may perform a wet etch process that uses, e.g., a solution comprising hydrogen fluoride (HF). In one exemplary embodiment, the solution comprises hydrogen fluoride and ammonium fluoride in a ratio, by volume, of about 1:6 and deionized (DI) water. In a further embodiment, the solution may additionally comprise, by volume, between 0.5 and 15% of at least one of nitric acid (HNO₃) and hydrogen chloride (HCI). Such a process may use batch wafer processing, as well as be enhanced using an ultrasonically powered bath or other industry-standard removal processes.

[0032] At step 114, the quantum dot layer 204 is etched (FIG. 2H). Step 114 uses the first hard mask layer 206 as an etch mask and may use the barrier layer 202 as an etch stop layer. Alternatively, optical emission endpoint can be used to signal the end of etching the layer 204. The remaining portions of the quantum dot layer 204 forms elongated features 220 (shown in a cross-sectional view in FIG. 2H and in top plan view in FIG. 2J below). To etch the quantum dot layer 204, step 114 may perform, e.g., a plasma etch process that uses a gas mixture comprising at least one of chlorinated / brominated / fluorinated gases, such as chlorine (Cl₂), hydrogen bromide (HBr), carbon tetrafluoride (CF₄), and the like, as well as an optional additive gas, such as nitrogen (N₂), a mixture of helium (He) and oxygen (O₂), or He-O₂, and the like.

In one illustrative embodiment, the quantum dot layer 204 comprising silicon is etched using the DPS II etch reactor by providing carbon tetrafluoride (CF₄) at a rate 20 to 100 sccm, hydrogen bromide (HBr) at a rate 50 to 400 sccm (i.e., a CF₄:HBr flow ratio ranging from 1:20 to 2:1), chlorine (Cl₂) at a rate of 20 to 200 sccm, He-O₂ at a rate of 0 to 30 sccm, applying power to an inductively coupled antenna between 200 to 1500 W, applying a cathode bias power between 20 to 200 W and maintaining a pedestal temperature between 0 and 80 degrees Celsius at a pressure in the process chamber between 2 and 40 mTorr. One illustrative process provides CF₄ at a rate of 35 sccm, HBr at a rate of 125 sccm (i.e., a CF₄:HBr flow ratio of about 1:3.6), Cl₂ at a rate of 80 sccm, He-O₂ at a rate of 8 sccm, applies 400 W of power to the antenna, 80 W of a bias power, maintains a pedestal temperature of 65 degrees Celsius, and a pressure of 4 mTorr. Such a process provides etch selectivity for silicon (layer 204) over α-carbon (layer 206) of at least 4:1.

[0034] At step 116, the first hard mask layer 206 is removed. The cross-sectional and top plan views of the substrate 200 having the elongated features 220 (e.g., silicon elongated structures) formed on the barrier layer 202 are depicted in FIG. 2I and FIG. 2J, respectively. In one exemplary embodiment, to remove the α -carbon layer 206, step 116 may use the process described above in reference to step 106.

[0035] At step 117, the substrate 200 undergoes a post-etch residue (e.g., SiO₂ residue) cleaning process. In one embodiment, the cleaning process is performed by immersing the substrate 200 in a solution of hydrogen fluoride and deionized water that comprises, by volume, about 1% of hydrogen fluoride. The method may be optionally stopped at this point, wherein quantum lines have been formed. Such quantum lines may find use as lasers and other quantum components.

[0036] At step 118, if the method is being used for creating quantum dots, a second hard mask layer 216 and a second cap layer 218 are sequentially deposited over the elongated features 220 and barrier layer 202 (FIG. 2K). Generally, the first and second hard mask layers 206, 216 and the first and second cap layers 208, 218 are correspondingly formed from same materials, e.g., α -carbon and silicon oxynitride, respectively.

[0037] At step 120, a second patterned mask 213 is formed on the substrate 200. A top plan view of the substrate 200 having the second patterned mask 213 is shown in FIG. 2L. The second patterned mask 213 is generally a photoresist mask that may be formed using same processes as described above in reference to the first photoresist mask 211. The second patterned mask 213 comprises at least one elongated structure 214 formed through the mask (three structures 214 are shown in FIG. 2L), such as an aperture, a slot, a line, a wall, and the like, having a directional orientation different than the elongated structures 200. In one embodiment, the orientation between the structures 200, 214 is orthogonal. The elongated structures 214 are separated from one another using spaces (or gaps) 221 and are disposed substantially parallel to one another. Generally, the second patterned mask 213 comprises a plurality of such elongated structures that may be formed using the lithographic process to smallest widths 209 of about 100 nm.

[0038] At step 122, the second patterned mask 213 is optionally trimmed to reduce width of the elongated structures 214 to a pre-determined width 219 (FIG. 2M). In one application, the widths 219 and 205 are approximately equal to one another. In one exemplary embodiment, step 122 trims the α -carbon second patterned mask 213 using the process described above in reference to step 106 and forms the structures 214 having the smallest widths 219 of about 60 nm. Referring to FIGS. 2M-2R below, the cross-sectional views are taken along a line 2N-2N in FIG. 2M.

[0039] At step 124, the second cap layer 218 and second hard mask layer 216 are etched and, contemporaneously, the second photoresist mask 211 (i.e., elongated structures 212) is stripped (FIG. 2N). Step 124 may use the barrier layer 202 as an etch stop layer. In one exemplary embodiment, step 124 etches the silicon oxynitride second hard mask layer 216 using the process described above in reference to step 108 that, however, may have prolonged overetch period to remove residue (not shown) from sidewalls of the elongated structures 212.

[0040] At step 126, the α -carbon second hard mask layer 216 layer is laterally etched using, e.g., the process described above in reference to step 110 (FIG. 20). In one exemplary embodiment, step 126 reduces the smallest width of the layer 216 from about 60 nm (width 219) to about 30 nm or less (width 217).

[0041] At step 128, the silicon oxynitride second cap layer 218 is removed (FIG. 2P) using, e.g., the process described above in reference to step 112.

the second hard mask 216 as an etch mask and may use the barrier layer 202 as an etch stop layer. The remaining portions of the quantum dots layer form a plurality of quantum dots 222 wherein each such dot has topographic dimensions of about 30 nm. Selectively choosing the gaps 201 and 221 between the elongated structures 212 and 214, spaces 223 and 225 between adjacent quantum dots 222 may be fabricated in a range from about 110 nm or greater. Minimal widths of the spaces are limited only by capabilities of the lithographic patterning processes used to form the patterned masks 211 and 213. In one exemplary embodiment, step 130 uses the process described above in reference to step 114 to etch silicon features 220.

[0043] At step 132, the α -carbon second hard mask layer 216 is removed using, e.g., the process described above in reference to step 106 (FIGS. 2R, 2S). FIG. 2R depicts a cross-sectional view, and FIG. 2S depicts a top plan view of the substrate 200, respectively.

[0044] At step 134, the quantum dots 222 may be optionally isotropically etched to reduce topographic dimensions of the dots. In one exemplary embodiment, optional step 134 performs an etch process that is similar to described above in reference to step 114. Such a process may isotropically reduce topographic dimensions of the quantum dots 222 to about 20 nm or less.

[0045] At step 136, the barrier layer 202 may be optionally removed to release the quantum dots 222 from the substrate 200 for using the dots in non-semiconductor applications as, e.g., carriers of precursors, inhibitors, and the like in chemical reactions performed between liquid phase reactants (FIG. 2U). Generally, step 136 may use the etch process described above in reference to step 112.

[0046] In other applications, an InP, Si-Ge or Si quantum dot may be cladded in a dielectric material, such as SiO₂, to form an optical device, for example, a quantum semiconductor laser, an optical modulator or an optical detector. Such optical devices find use in telecommunication circuits, signal processing circuits, sensors, and the like. As such, in step 138, a decision is made if cladding is desired. If no cladding is desired, the method proceeds to step 142 where the method 100 ends. If cladding is desired, the method proceeds to step 140 where a cladding material is deposited over feature formed from the dot layer before ending the method at step 142. It is contemplated that the elongated feature formed after step 117 may be cladded to form an optical device.

[0047] FIG. 3 depicts a schematic diagram of an etch reactor 300 that illustratively may be used to practice portions of the invention. As discussed above, one suitable etch reactor is a DPS[®] II etch reactor, available from Applied Materials, Inc., however, other etch reactors may be utilized. The reactor 300 comprises a process chamber 310 having a wafer support pedestal 316 within a conductive body (wall) 330, and a controller 340.

Other modifications of the chamber 310 may have other types of ceilings, e.g., a dome-shaped ceiling. Above the ceiling 320 is disposed an antenna comprising at least one inductive coil element 312 (two co-axial elements 312 are shown). The inductive coil element 312 is coupled, through a first matching network 319, to a plasma power source 318. The plasma source 318 typically is capable of producing up to 3000 W at a tunable frequency in a range from 50 kHz to 13.56 MHz. For etch processing, the frequency is generally set to 13.56 MHz.

The support pedestal (cathode) 316 is coupled, through a second matching network 324, to a biasing power source 322. The biasing source 322 generally is a source of up to 500 W at a frequency of approximately 13.56 MHz that is capable of producing either continuous or pulsed power. In other embodiments, the source 322 may be a DC or pulsed DC source.

[0050] A controller 340 comprises a central processing unit (CPU) 344, a memory 342, and support circuits 346 for the CPU 344 and facilitates control of the components of the process chamber 310 and, as such, of the etch process, as discussed below in further detail.

In operation, a semiconductor wafer 314 is placed on the pedestal 316 and process gases are supplied from a gas panel 338 through entry ports 326 and form a gaseous mixture 350. The gaseous mixture 350 is ignited into a plasma 355 in the chamber 310 by applying power from the plasma and bias sources 318 and 322 to the inductive coil element 312 and the cathode 316, respectively. The pressure within the interior of the chamber 310 is controlled using a throttle valve 327 and a vacuum pump 336. Typically, the chamber wall 330 is coupled to an electrical ground 334. The temperature of the wall 330 is controlled using liquid-containing conduits (not shown) that run through the wall 330.

The temperature of the wafer 314 is controlled by stabilizing a temperature of the support pedestal 316. In one embodiment, the helium gas from a gas source 348 is provided via a gas conduit 349 to channels (not shown) formed in the pedestal surface under the wafer 314. The helium gas is used to facilitate heat transfer between the pedestal 316 and the wafer 314. During the processing, the pedestal 316 may be heated by a resistive heater (not shown) within the pedestal to a steady state temperature and then the helium gas facilitates uniform heating of the wafer 314. Using such thermal control, the wafer 314 is maintained at a temperature of between about 20 and 350 degrees Celsius.

To facilitate control of the process chamber 310 as described above, the controller 340 may be one of any form of general-purpose computer processor that can be used in an industrial setting for controlling various chambers and sub-processors. The memory, or computer-readable medium, 342 of the CPU 344 may be one or more of readily available memory such as random access memory (RAM), read only memory (ROM), floppy disk, hard disk, or any other form of digital storage, local or remote. The support circuits 346 are coupled to the CPU 344 for supporting the processor in a conventional manner. These circuits include cache, power supplies, clock circuits, input/output circuitry and subsystems, and the like. The inventive method is generally stored in the memory 342 as a software routine. The software routine may also be stored and/or executed by a second CPU (not shown) that is remotely located from the hardware being controlled by the CPU 344.

[0054] The invention may be practiced using other semiconductor wafer processing systems wherein the processing parameters may be adjusted to achieve acceptable characteristics by those skilled in the arts by utilizing the teachings disclosed herein without departing from the spirit of the invention.

[0055] Although the forgoing discussion referred to fabrication of the quantum dots, fabrication of the other devices and structures used in the integrated circuits and other applications can benefit from the invention. One particular advantage of the invention is that the quantum dots (or lines) are formed in predefined locations on the substrate. Another advantage is that the quantum dots (or lines) are formed at regular, repeatable intervals on the substrate.

[0056] While the foregoing is directed to the illustrative embodiment of the present invention, other and further embodiments of the invention may be devised without departing from the basic scope thereof, and the scope thereof is determined by the claims that follow.